

30 nm $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ Inverted-type HEMT with Reduced Gate Leakage Current for Logic Applications

T.-W. Kim, D.-H. Kim* and J. A. del Alamo

Microsystems Technology Laboratories

MIT

Presently with Teledyne Scientific

Sponsors: Intel & FCRP-MSD

Fabrication: MTL, NSL, SEBL

Acknowledgements: MBE Technology for epi wafer

UNIST in Korea for TEM analysis

IEDM

December 7-9, 2009

Outline


1. Introduction
2. Device Technology
3. Logic Characteristics
4. Benchmarking with normal HEMT and Si CMOS
5. Conclusions

Insulator Scaling in III-V HEMTs

Motivation : - III-V HEMT: Model system for future III-V logic FETs

- HEMT scaling: $L_g \downarrow \rightarrow t_{\text{ins}} \downarrow$

- Problem: $t_{\text{ins}} \downarrow \rightarrow I_G \uparrow$




InAlAs/InGaAs HEMT
 $L_g = 30$ nm
<del Alamo, TWHM 09>




- Inverted HEMT design: reduced I_G

Concept of Inverted HEMT

<Normal HEMT >




<Inverted HEMT >





- Lower leakage current due to higher barrier under gate

Trade-off of Inverted HEMT



① : Access region

② : Contact region




$n_{s,ch} \sim 2.7 \times 10^{12} /\text{cm}^2$ for Normal HEMT


$n_{s,ch} \sim 3 \times 10^{12} /\text{cm}^2$ for Normal HEMT

- Problem: - low n_s in access region
- large energy barrier under contact region

New Approach




① : Access region



$n_{s,ch} \sim 2.7 \times 10^{12} / \text{cm}^2$ for Normal HEMT


② : Contact region





$n_{s,ch} \sim 3 \times 10^{12} / \text{cm}^2$ for Normal HEMT

- High n_s in access region
- Low barrier in contact region

Epitaxial Heterostructure





Device Technology



- Triple-recess process
- $t_{\text{ins}} = 4 \text{ nm}$, $L_{\text{side}} = 80 \text{ nm}$
- Gate: Ti/Pt/Au
- L_{g} : 30 - 130 nm


Output & Transfer Char. : $L_G = 30$ nm



Good I_D saturation, pinch-off behavior

$G_m = 1.27$ S/mm @ $V_{DS} = 0.5$ V

Subthreshold Char. : $L_g = 30$ nm




- $\text{DIBL} = 118$ mV/V, $S = 83$ mV/dec.

- Excellent I_{OFF}

→ $I_{\text{ON}}/I_{\text{OFF}} = 3.9 \times 10^4$ for $V_{\text{DS}} = 0.5$ V


f_T & f_{max} Char. : $L_g = 30$ nm



$f_T = 500$ GHz & $f_{max} = 550$ GHz

Highest f_T & f_{max} reported on Inverted HEMTs


Inverted vs. Normal HEMTs: I_G



<D.-H. KIM IPRM 09>

Inverted HEMT: → ~100 X less I_G than normal HEMT


Inverted vs. Normal HEMTs: I_{ON}/I_{OFF} vs. L_g



Inverted HEMT:

\Rightarrow Excellent I_{ON}/I_{OFF} scalability down to $L_g = 30$ nm

Inverted vs. Normal HEMTs: g_{mi}




Inverted HEMTs:

- Lower values of g_{mi} : from reduced μ and velocity
- Better g_{mi} scalability down to 30 nm

Inverted vs. Normal HEMTs: R_s



<Using gate current injection technique>



Higher R_s in inverted HEMT

Why? → Lower n_s in access region, higher R_c



Inverted vs. Normal HEMTs: f_T and f_{max}



Inverted HEMTs:


- Lower f_T & higher f_{max}
- Improved g_o : possibly due to lower n_s in access region

Benchmarking : SS & DIBL




Excellent SCE of inverted HEMT

Benchmarking : I_{ON} vs. I_{Leak}



→ At $I_{leak} = 100 \text{ nA}/\mu\text{m}$, **1.3X** higher I_{ON} than 65 nm HP CMOS

Benchmarking : CV/I vs. L_g



Inverted HEMT:

⇒ Comparable Gate delay with L_g but at lower V_{DD}

< Ref. : Chau *et al.* (T-Nano 2005) >

Conclusions

- **Inverted InGaAs HEMT**
 - Scaling benefit:
 - Reduced $I_g \rightarrow$ allows for further L_g scaling
 - At 30 nm, inverted HEMTs exhibit excellent characteristics:
 - $DIBL < 120$ mV/V, $S < 85$ mV/dec and $I_{ON}/I_{OFF} \sim 4 \times 10^4$
 - $f_T > 500$ GHz and $f_{max} > 550$ GHz, $CV/I \sim 1$ psec
- **Inverted InGaAs HEMT: promising layer structure for future high-K/III-V MOSFET**